













#### OPA314, OPA2314, OPA4314

SBOS563G -MAY 2011-REVISED JUNE 2015

# OPAx314 3-MHz, Low-Power, Low-Noise, RRIO, 1.8-V CMOS **Operational Amplifier**

#### **Features**

Low Io: 150 µA/ch

Wide Supply Range: 1.8 V to 5.5 V Low Noise: 14 nV/√Hz at 1 kHz

Gain Bandwidth: 3 MHz

Low Input Bias Current: 0.2 pA

Low Offset Voltage: 0.5 mV

Unity-Gain Stable

Internal RF/EMI Filter


Extended Temperature Range:

-40°C to 125°C

## Applications

- **Battery-Powered Instruments:** 
  - Consumer, Industrial, Medical
  - Notebooks, Portable Media Players
- **Photodiode Amplifiers**
- Active Filters
- Remote Sensing
- Wireless Metering
- Handheld Test Equipment

#### EMIRR vs Frequency



# 3 Description

The OPA314 family of single-, dual-, and quadchannel operational amplifiers represents a new generation of low-power, general-purpose CMOS amplifiers. Rail-to-rail input and output swings, low quiescent current (150 µA typically at 5 V<sub>S</sub>) combined with a wide bandwidth of 3 MHz, and very low noise  $(14 \text{ nV}/\sqrt{\text{Hz}} \text{ at } 1 \text{ kHz})$  make this family very attractive for a variety of battery-powered applications that require a good balance between cost performance. The low input bias current supports applications with  $M\Omega$  source impedances.

The robust design of the OPA314 devices provides ease-of-use to the circuit designer: unity-gain stability with capacitive loads of up to 300 pF, an integrated RF/EMI rejection filter, no phase reversal in overdrive conditions, and high electrostatic discharge (ESD) protection (4-kV HBM).

These devices are optimized for low-voltage operation as low as 1.8 V (±0.9 V) and up to 5.5 V (±2.75 V), and are specified over the full extended temperature range of -40°C to 125°C.

The OPA314 (single) is available in both SC70-5 and SOT23-5 packages. The OPA2314 (dual) is offered in SO-8, MSOP-8, and DFN-8 packages. The quadchannel OPA4314 is offered in a TSSOP-14 package.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
OPA314	SOT-23 (5)	2.90 mm × 1.60 mm	
UPA314	SC70 (5)	2.00 mm × 1.25 mm	
	VSSOP (8)	3.00 mm × 3.00 mm	
OPA2314	SOIC (8)	4.90 mm × 3.91 mm	
	VSON (8)	3.00 mm × 3.00 mm	
OPA4314	TSSOP (14)	5.00 mm × 4.40 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.



1	$\Gamma \sim 1$	h		of.	Co	nto	ntc
ı	а	U	ıe	OI.	CO	me	HLS

1	Features 1		7.3 Feature Description	
2	Applications 1		7.4 Device Functional Modes	19
3	Description 1	8	Application and Implementation	20
4	Revision History2		8.1 Application Information	20
5	Pin Configuration and Functions 4		8.2 Typical Application	2
6	Specifications	9	Power Supply Recommendations	24
Ü	6.1 Absolute Maximum Ratings	10	Layout	25
	6.2 ESD Ratings		10.1 Layout Guidelines	2
	6.3 Recommended Operating Conditions		10.2 Layout Example	2
	6.4 Thermal Information: OPA314	11	Device and Documentation Support	26
	6.5 Thermal Information: OPA23147		11.1 Device Support	20
	6.6 Thermal Information: OPA4314		11.2 Related Links	20
	6.7 Electrical Characteristics		11.3 Community Resource	26
	6.8 Typical Characteristics9		11.4 Trademarks	26
7	Detailed Description 16		11.5 Electrostatic Discharge Caution	26
-	7.1 Overview		11.6 Glossary	2 <sup>-</sup>
	7.2 Functional Block Diagram		Mechanical, Packaging, and Orderable Information	2

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	langes from Revision F (April 2013) to Revision G	Page
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
<u>.</u>	Moved revision history to the second page	1
CI	nanges from Revision E (September 2012) to Revision F	Page
<u>.</u>	Changed document title (removed "Value Line Series")	1
Cł	nanges from Revision D (March 2012) to Revision E	Page
•	Added "Value Line Series" to title	1
Cł	nanges from Revision C (February 2012) to Revision D	Page
•	Changed product status from mixed status to production data	1
<u>.</u>	Deleted shading and footnote 2 from Package Information table	1
CI	nanges from Revision B (December 2011) to Revision C	Page
•	Changed first Features bullet	1
•	Deleted shading from OPA314 SOT23-5 row (DBV package) in Package Information table	1
•	Added OPA2314, OPA4314 to first two Power Supply, <i>Quiescent current per amplifier</i> parameter rows in Electrical Characteristics table	8
•	Added OPA314 Power Supply, Quiescent current per amplifier parameter row to Electrical Characteristics table	9

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated







Changes from Revision A (August 2011) to Revision B			
•	Deleted shading from OPA2314 MSOP-8 row in Package Information table		•




# 5 Pin Configuration and Functions




DRB Package<sup>(1)</sup> 8-Pin DFN Top View




#### DBV Package 5-Pin SOT23 Top View



#### D or DGK Package 8-Pin SOIC or VSSOP Top View



#### PW Package 14-Pin TSSOP Top View



- (1) Pitch: 0.65 mm.
- (2) Connect thermal pad to V-. Pad size: 1.8 mm x 1.5 mm.

## Pin Functions: OPA314

	PIN		1/0	DESCRIPTION	
NAME	DBV	DCK		DESCRIPTION	
+IN	3	1	I	Noninverting input	
-IN	4	3	I	Inverting input	
OUT	1	4	0	Output	
V+	5	5	_	Positive (highest) supply	
V-	2	2	_	Negative (lowest) supply	



Pin Functions: OPA2314

		PIN		1/0	DESCRIPTION	
NAME	DRB	DGK	D	1/0		
+IN A	3	3	3	I	Noninverting input	
+IN B	5	5	5	I	Noninverting input	
-IN A	2	2	2	1	Inverting input	
–IN B	6	6	6	1	Inverting input	
OUT A	1	1	1	0	Output	
OUT B	7	7	7	0	Output	
V+	8	8	8	_	Positive (highest) supply	
V-	4	4	4	_	Negative (lowest) supply	

#### Pin Functions: OPA4314

	PIN	1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
+IN A	3	1	Noninverting input	
+IN B	5	1	Noninverting input	
+IN C	10	1	Noninverting input	
+IN D	12	1	Noninverting input	
-IN A	2	1	Inverting input	
–IN B	6	1	Inverting input	
-IN C	9	1	Inverting input	
–IN D	13	1	Inverting input	
OUT A	1	0	Output	
OUT B	7	0	Output	
OUT C	8	0	Output	
OUT D	14	0	Output	
V+	4	_	Positive (highest) supply	
V-	11	_	Negative (lowest) supply	



## 6 Specifications

## 6.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted. (1)

		MIN	MAX	UNIT
Supply voltage			7	V
Cianal input tarminals	Voltage <sup>(2)</sup>	(V-) - 0.5	(V+) + 0.5	V
Signal input terminals	Current <sup>(2)</sup>	-10	10	mA
Output short-circuit (3)		Conti	nuous	mA
Operating temperature,	T <sub>A</sub>	-40	150	°C
Junction temperature, T <sub>J</sub>				°C
Storage temperature, T <sub>st</sub>	g	-65	150	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V
		Machine model (MM)	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	<u> </u>	<u> </u>		
		MIN	NOM MAX	UNIT
Vs	Supply voltage	1.8 (±0.9)	5.5 (±2.75)	V
T <sub>A</sub>	Ambient operating temperature	-40	125	°C

#### 6.4 Thermal Information: OPA314

			OPA314			
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT23)	DCK (SC70)	DRL (SOT553)	UNIT	
		5 PINS	5 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	228.5	281.4	208.1	°C/W	
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	99.1	91.6	0.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	54.6	59.6	42.4	°C/W	
ΨЈТ	Junction-to-top characterization parameter	7.7	1.5	0.5	°C/W	
ΨЈВ	Junction-to-board characterization parameter	53.8	58.8	42.2	°C/W	

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less.

<sup>(3)</sup> Short-circuit to ground, one amplifier per package.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.5 Thermal Information: OPA2314

	THERMAL METRIC(1)	D (SO)	DGK (MSOP)	DRB (DFN)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	138.4	191.2	53.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case(top) thermal resistance	89.5	61.9	69.2	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	78.6	111.9	20.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	29.9	5.1	3.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	78.1	110.2	11.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report. SPRA953.

## 6.6 Thermal Information: OPA4314

		OPA			
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	PW (TSSOP)	UNIT	
		14 PINS	14 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	93.2	121	°C/W	
R <sub>0</sub> JC(top)	Junction-to-case(top) thermal resistance	51.8	49.4	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	49.4	62.8	°C/W	
ΨЈТ	Junction-to-top characterization parameter	13.5	5.9	°C/W	
ΨЈВ	Junction-to-board characterization parameter	42.2	62.2	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

#### 6.7 Electrical Characteristics

 $V_S$  = 1.8 V to 5.5 V; At  $T_A$  = 25 °C,  $R_L$  = 10 k $\Omega$  connected to  $V_S/2$ ,  $V_{CM}$  =  $V_S/2$ , and  $V_{OUT}$  =  $V_S/2$ , unless otherwise noted. (1)

	PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25 °C		T <sub>A</sub> = -	40°C to 1	25°C	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
OFFSET	VOLTAGE								
Vos	Input offset voltage	$V_{CM} = (V_S +) - 1.3 \text{ V}$		0.5	2.5				mV
dV <sub>OS</sub> /dT	vs Temperature						1		μV/°C
PSRR	vs power supply	$V_{CM} = (V_S +) - 1.3 \text{ V}$	78	92					dB
	Over temperature					74			dB
	Channel separation, DC	At DC		10					μV/V
INPUT VO	OLTAGE RANGE								
$V_{\text{CM}}$	Common-mode voltage range		(V-) - 0.2		(V+) + 0.2				V
CMRR Common-mode rejection		$V_S$ = 1.8 V to 5.5 V, $(V_{S})$ – 0.2 V < $V_{CM}$ < $(V_{S}\text{+})$ – 1.3 V	75	96					dB
	ratio	$V_S = 5.5 \text{ V}, V_{CM} = -0.2 \text{ V to } 5.7 \text{ V}^{(2)}$	66	80					dB
		$V_S = 1.8 \text{ V}, (V_{S}-) - 0.2 \text{ V} < V_{CM} < (V_{S}+) - 1.3 \text{ V}$				70	86		dB
	Over temperature	$V_S = 5.5 \text{ V}, (V_{S}-) - 0.2 \text{ V} < V_{CM} < (V_{S}+) - 1.3 \text{ V}$				73	90		dB
		$V_S = 5.5 \text{ V}, V_{CM} = -0.2 \text{ V to } 5.7 \text{ V}^{(2)}$				60			dB
INPUT BI	AS CURRENT						·		
$I_{B}$	Input bias current			±0.2	±10				pА
	Over temperature							±600	pА
Ios	Input offset current			±0.2	±10				pА
	Over temperature							±600	pА
NOISE									
	Input voltage noise (peak-to-peak)	f = 0.1 Hz to 10 Hz		5					$\mu V_{PP}$

<sup>(1)</sup> Parameters with minimum or maximum specification limits are 100% production tested at +25°C, unless otherwise noted. Over temperature limits are based on characterization and statistical analysis.

<sup>(2)</sup> Specified by design and characterization; not production tested.



## **Electrical Characteristics (continued)**

 $V_S = 1.8 \text{ V}$  to 5.5 V; At  $T_A = 25 \,^{\circ}\text{C}$ ,  $R_L = 10 \,\text{k}\Omega$  connected to  $V_S/2$ ,  $V_{CM} = V_S/2$ , and  $V_{OUT} = V_S/2$ , unless otherwise noted. (1)

				Γ <sub>A</sub> = 25 °C		T <sub>A</sub> = -	40°C to 1	25°C	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Input voltage noise	f = 10 kHz		13			·		nV/√Hz
e <sub>n</sub>	density	f = 1 kHz		14			·		nV/√Hz
	Input current noise	f = 1 kHz		5			·		fA/√ <del>Hz</del>
I <sub>n</sub>	density	I = I NIIZ							IAV VI IZ
INPUT CA	APACITANCE				1				
C <sub>IN</sub>	Differential	V <sub>S</sub> = 5 V		1					pF
	Common-mode	V <sub>S</sub> = 5 V		5			<del></del>		pF
OPEN-LC	OOP GAIN	I							
		$V_{S} = 1.8 \text{ V}, 0.2 \text{ V} < V_{O} < (V+) - 0.2 \text{ V}, R_{L} = 10$ kΩ	90	115					dB
		V <sub>S</sub> = 5.5 V, 0.2 V < V <sub>O</sub> < (V+) - 0.2 V, R <sub>L</sub> = 10	100	128			·		4D
A <sub>OL</sub>	Open-loop voltage gain	kΩ	100 120						dB
· OL	apan map managa gam	$V_{S} = 1.8 \text{ V}, 0.5 \text{ V} < V_{O} < (V+) - 0.5 \text{ V}, R_{L} = 2 \text{ k}\Omega^{(2)}$	90	100					dB
		$V_S = 5.5 \text{ V}, 0.5 \text{ V} < V_O < (V+) - 0.5 \text{ V}, R_L = 2$ $k\Omega^{(2)}$	94	110					dB
		$V_S = 5.5 \text{ V}, 0.2 \text{ V} < V_O < (V+) - 0.2 \text{ V}, R_L = 10$				90	110		dB
	Over temperature	KΩ							
	Di .	$V_S = 5.5 \text{ V}, 0.5 \text{ V} < V_O < (V+) - 0.2 \text{ V}, R_L = 2 \text{ k}\Omega$		0.5			100		dB
FREQUE	Phase margin	$V_S = 5 \text{ V}, G = 1, R_L = 10 \text{ k}\Omega$		65					
FREQUE	NCY RESPONSE	V 4.9 V D 40 k0 C 40 pF		2.7					NAL I-
GBW	Gain-bandwidth product	$V_S = 1.8 \text{ V}, R_L = 10 \text{ k}\Omega, C_L = 10 \text{ pF}$		3					MHz MHz
SR	Slew rate <sup>(3)</sup>	$V_S = 5 \text{ V}, R_L = 10 \text{ k}\Omega, C_L = 10 \text{ pF}$ $V_S = 5 \text{ V}, G = 1$		1.5			·		V/µs
SK .	Siew rate**	To 0.1%, V <sub>S</sub> = 5 V, 2-V step , G = 1		2.3			·		μs
$t_S$	Settling time	To 0.01%, $V_S = 5 \text{ V}$ , 2-V step , G = 1		3.1			<del></del>		μs
	Overload recovery time	$V_S = 5 \text{ V}, V_{IN} \times \text{Gain} > V_S$		5.2					μs
	Total harmonic distortion	$V_S = 5 \text{ V}, V_{O} = 1 \text{ V}_{RMS}, G = +1, f = 1 \text{ kHz}, R_L =$					·		PO
THD+N	+ noise <sup>(4)</sup>	10 kΩ		0.001%					
OUTPUT									
		$V_S = 1.8 \text{ V}, R_L = 10 \text{ k}\Omega$		5	15				mV
Vo	Voltage output swing	$V_S = 5.5 \text{ V}, R_L = 10 \text{ k}\Omega$		5	20				mV
v <sub>0</sub>	from supply rails	$V_S = 1.8 \text{ V}, R_L = 2 \text{ k}\Omega$		15	30				mV
		$V_S = 5.5 \text{ V}, R_L = 2 \text{ k}\Omega$		22	40				mV
	Over temperature	$V_S = 5.5 \text{ V}, R_L = 10 \text{ k}\Omega$						30	mV
	Over temperature	$V_S = 5.5 \text{ V}, R_L = 2 \text{ k}\Omega$					60		mV
I <sub>SC</sub>	Short-circuit current	V <sub>S</sub> = 5 V		±20					mA
Ro	Open-loop output impedance	V <sub>S</sub> = 5.5 V, f = 100 Hz		570					Ω
POWER S							<u> </u>		
V <sub>S</sub>	Specified voltage range		1.8		5.5				V
*5	Opcomed voltage range	OPA314, OPA2314, OPA4314, V <sub>S</sub> = 1.8 V, I <sub>O</sub> =	1.0						
	Quiescent current per	0 mA		130	180				μA
IQ	amplifier	OPA2314, OPA4314, V <sub>S</sub> = 5 V, I <sub>O</sub> = 0 mA		150	190				μΑ
		OPA314, $V_S = 5 \text{ V}$ , $I_O = 0 \text{ mA}$		150	210				μΑ
	Over temperature	$V_S = 5 \text{ V}, I_O = 0 \text{ mA}$						220	μΑ
	Power-on time	$V_S = 0 \text{ V to 5 V, to 90\% I}_Q \text{ level}$		44					μs
TEMPER	ATURE								
	Specified range		-40		125				°C
	Operating range		-40		150				°C

<sup>(3)</sup> Signifies the slower value of the positive or negative slew rate.

Submit Documentation Feedback

Copyright © 2011–2015, Texas Instruments Incorporated

<sup>(4)</sup> Third-order filter; bandwidth = 80 kHz at -3 dB.



# **Electrical Characteristics (continued)**

 $V_S$  = 1.8 V to 5.5 V; At  $T_A$  = 25 °C,  $R_L$  = 10 k $\Omega$  connected to  $V_S/2$ ,  $V_{CM}$  =  $V_S/2$ , and  $V_{OUT}$  =  $V_S/2$ , unless otherwise noted. (1)


PARAMETER	TEST CONDITIONS	Т	A = 25 °C		T <sub>A</sub> = -	-40°C to 1	25°C	UNIT
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
Storage range		-65		150				°C

# 6.8 Typical Characteristics


### **Table 1. Characteristic Performance Measurements**

TITLE	FIGURE
Open-Loop Gain and Phase vs Frequency	Figure 1
Open-Loop Gain vs Temperature	Figure 2
Quiescent Current vs Supply Voltage	Figure 3
Quiescent Current vs Temperature	Figure 4
Offset Voltage Production Distribution	Figure 5
Offset Voltage Drift Distribution	Figure 6
Offset Voltage vs Common-Mode Voltage (Maximum Supply)	Figure 7
Offset Voltage vs Temperature	Figure 8
CMRR and PSRR vs Frequency (RTI)	Figure 9
CMRR and PSRR vs Temperature	Figure 10
0.1-Hz to 10-Hz Input Voltage Noise (5.5 V)	Figure 11
Input Voltage Noise Spectral Density vs Frequency (1.8 V, 5.5 V)	Figure 12
Input Voltage Noise vs Common-Mode Voltage (5.5 V)	Figure 13
Input Bias and Offset Current vs Temperature	Figure 14
Open-Loop Output Impedance vs Frequency	Figure 15
Maximum Output Voltage vs Frequency and Supply Voltage	Figure 16
Output Voltage Swing vs Output Current (over Temperature)	Figure 17
Closed-Loop Gain vs Frequency, G = 1, -1, 10 (1.8 V)	Figure 18
Closed-Loop Gain vs Frequency, G = 1, -1, 10 (5.5 V)	Figure 19
Small-Signal Overshoot vs Load Capacitance	Figure 20
Small-Signal Step Response, Noninverting (1.8 V)	Figure 21
Small-Signal Step Response, Noninverting ( 5.5 V)	Figure 22
Large-Signal Step Response, Noninverting (1.8 V)	Figure 23
Large-Signal Step Response, Noninverting ( 5.5 V)	Figure 24
Positive Overload Recovery	Figure 25
Negative Overload Recovery	Figure 26
No Phase Reversal	Figure 27
Channel Separation vs Frequency (Dual)	Figure 28
THD+N vs Amplitude (G = 1, 2 k $\Omega$ , 10 k $\Omega$ )	Figure 29
THD+N vs Amplitude (G = $-1$ , 2 k $\Omega$ , 10 k $\Omega$ )	Figure 30
THD+N vs Frequency (0.5 $V_{RMS}$ , G = +1, 2 k $\Omega$ , 10 k $\Omega$ )	Figure 31
EMIRR	Figure 32


Product Folder Links: OPA314 OPA2314 OPA4314








Frequency






1000 900 800 Input Bias Current (pA) 700  $I_{\mathsf{B}}$ 600 500 400 300 200  $I_{OS}$ 100 -50 -25 0 50 75 100 125 150 Temperature (°C)

Figure 13. Voltage Noise vs Common-Mode Voltage









Figure 15. Open-Loop Output Impedance vs Frequency

Figure 16. Maximum Output Voltage vs Frequency and Supply Voltage









Figure 17. Output Voltage Swing vs Output Current (Over Temperature)

Figure 18. Closed-Loop Gain vs Frequency

















Figure 32. Electromagnetic Interference Rejection Ratio Referred to Noninverting Input (EMIRR IN+) vs Frequency

Submit Documentation Feedback

15




## 7 Detailed Description

#### 7.1 Overview

The OPA314 is a family of low-power, rail-to-rail input and output operational amplifiers specifically designed for portable applications. These devices operate from 1.8 V to 5.5 V, are unity-gain stable, and suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving  $\leq$  10-k $\Omega$  loads connected to any point between V+ and ground. The input common-mode voltage range includes both rails, and allows the OPA314 series to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes them ideal for driving sampling analog-to-digital converters (ADCs).

The OPA314 features 3-MHz bandwidth and 1.5-V/ $\mu$ s slew rate with only 150- $\mu$ A supply current per channel, providing good AC performance at very low power consumption. DC applications are also well served with a very low input noise voltage of 14 nV/ $\sqrt{Hz}$  at 1 kHz, low input bias current (0.2 pA), and an input offset voltage of 0.5 mV (typical).

### 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Operating Voltage

The OPA314 series operational amplifiers are fully specified and ensured for operation from 1.8 V to 5.5 V. In addition, many specifications apply from  $-40^{\circ}$ C to 125°C. Parameters that vary significantly with operating voltages or temperature are shown in the *Typical Characteristics* graphs. Power-supply pins should be bypassed with 0.01- $\mu$ F ceramic capacitors.



## **Feature Description (continued)**

#### 7.3.2 Rail-to-Rail Input

The input common-mode voltage range of the OPA314 series extends 200 mV beyond the supply rails. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in Figure 33. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.3 V to 200 mV above the positive supply, while the P-channel pair is on for inputs from 200 mV below the negative supply to approximately (V+) - 1.3 V. There is a small transition region, typically (V+) - 1.4 V to (V+) - 1.2 V, in which both pairs are on. This 200-mV transition region can vary up to 300 mV with process variation. Thus, the transition region (both stages on) can range from (V+) - 1.7 V to (V+) - 1.5 V on the low end, up to (V+) - 1.1 V to (V+) - 0.9 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD may be degraded compared to device operation outside this region.




Figure 33. Simplified Schematic

## 7.3.3 Input and ESD Protection

The OPA314 family incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings*. Figure 34 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.




Figure 34. Input Current Protection



## **Feature Description (continued)**

#### 7.3.4 Common-Mode Rejection Ratio (CMRR)

CMRR for the OPA314 is specified in several ways so the best match for a given application may be used; see the *Electrical Characteristics*. First, the CMRR of the device in the common-mode range below the transition region  $[V_{CM} < (V+) - 1.3 \ V]$  is given. This specification is the best indicator of the capability of the device when the application requires use of one of the differential input pairs. Second, the CMRR over the entire common-mode range is specified at  $(V_{CM} = -0.2 \ V \ to \ 5.7 \ V)$ . This last value includes the variations seen through the transition region (see Figure 7).

#### 7.3.5 EMI Susceptibility and Input Filtering

Operational amplifiers vary with regard to the susceptibility of the device to electromagnetic interference (EMI). If conducted EMI enters the operational amplifier, the DC offset observed at the amplifier output may shift from its nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all operational amplifier pin functions can be affected by EMI, the signal input pins are likely to be the most susceptible. The OPA314 operational amplifier family incorporate an internal input low-pass filter that reduces the amplifiers response to EMI. Both common-mode and differential mode filtering are provided by this filter. The filter is designed for a cutoff frequency of approximately 80 MHz (–3 dB), with a roll-off of 20 dB per decade.

Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. The EMI rejection ratio (EMIRR) metric allows operational amplifiers to be directly compared by the EMI immunity. Figure 32 illustrates the results of this testing on the OPAx314. Detailed information can also be found in the application report, *EMI Rejection Ratio of Operational Amplifiers* (SBOA128), available for download from www.ti.com.

## 7.3.6 Rail-to-Rail Output

Designed as a micro-power, low-noise operational amplifier, the OPA314 delivers a robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to  $10~\text{k}\Omega$ , the output swings typically to within 5 mV of either supply rail regardless of the power-supply voltage applied. Different load conditions change the ability of the amplifier to swing close to the rails; refer to *Figure 17*.

## 7.3.7 Capacitive Load and Stability

The OPA314 is designed to be used in applications where driving a capacitive load is required. As with all operational amplifiers, there may be specific instances where the OPA314 can become unstable. The particular operational amplifiers circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation. An operational amplifier in the unity-gain (+1-V/V) buffer configuration that drives a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the operational amplifier output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases. When operating in the unity-gain configuration, the OPA314 remains stable with a pure capacitive load up to approximately 1 nF. The equivalent series resistance (ESR) of some very large capacitors ( $C_L$  greater than 1  $\mu$ F) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when observing the overshoot response of the amplifier at higher voltage gains. See Figure 20.

One technique for increasing the capacitive load drive capability of the amplifier operating in a unity-gain configuration is to insert a small resistor, typically 10  $\Omega$  to 20  $\Omega$ , in series with the output, as shown in Figure 35. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. One possible problem with this technique, however, is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing.



# **Feature Description (continued)**




Figure 35. Improving Capacitive Load Drive

## 7.4 Device Functional Modes

The OPA2314 device is powered on when the supply is connected. The device can be operated as a single-supply operational amplifier or a dual-supply amplifier, depending on the application.

Copyright © 2011–2015, Texas Instruments Incorporated

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


## 8.1 Application Information

The OPA2314 device is a low-power, rail-to-rail input and output operational amplifier specifically designed for portable applications. The device operates from 1.8 V to 5.5 V, is unity-gain stable, and suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving  $\leq$  10-k $\Omega$  loads connected to any point between V+ and ground. The input common-mode voltage range includes both rails, and allows the OPA2314 device to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes the device ideal for driving sampling analog-to-digital converters (ADCs).

The OPA2314 device features a 3-MHz bandwidth and 1.5-V/ $\mu$ s slew rate with only 150- $\mu$ A supply current per channel, providing good AC performance at very low power consumption. DC applications are also well served with a very-low input noise voltage of 14 nV/ $\sqrt{\text{Hz}}$  at 1 kHz, low-input bias current (0.2 pA), and an input offset voltage of 0.5 mV (typical).

#### 8.1.1 General Configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to establish this limited bandwidth is to place an RC filter at the noninverting terminal of the amplifier, as Figure 36 shows.



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$

Figure 36. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task, as Figure 37 shows. For best results, the amplifier should have a bandwidth that is eight to 10 times the filter frequency bandwidth. Failure to follow this guideline can result in phase shift of the amplifier.



## **Application Information (continued)**




Figure 37. Two-Pole Low-Pass Sallen-Key Filter

#### 8.1.2 Capacitive Load and Stability

The OPA2314 device is designed to be used in applications where driving a capacitive load is required. As with all op-amps, specific instances can occur where the OPA2314 device can become unstable. The particular op-amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation. An op-amp in the unity-gain (1 V/V) buffer configuration that drives a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op-amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases. When operating in the unity-gain configuration, the OPA2314 device remains stable with a pure capacitive load up to approximately 1 nF. The equivalent series resistance (ESR) of some very large capacitors ( $C_L$  greater than 1  $\mu$ F) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when observing the overshoot response of the amplifier at higher voltage gains. See the graph, *Figure 20*.

One technique for increasing the capacitive load drive capability of the amplifier operating in a unity-gain configuration is to insert a small resistor, typically 10  $\Omega$  to 20  $\Omega$ , in series with the output, as shown in Figure 38. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. One possible problem with this technique, however, is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing.




Figure 38. Improving Capacitive Load Drive



## 8.2 Typical Application

Some applications require differential signals. Figure 39 shows a simple circuit to convert a single-ended input of 0.1 V to 2.4 V into a differential output of  $\pm 2.3$  V on a single 2.7-V supply. The output range is intentionally limited to maximize linearity. The circuit is composed of two amplifiers. One amplifier functions as a buffer and creates a voltage,  $V_{OUT+}$ . The second amplifier inverts the input and adds a reference voltage to generate  $V_{OUT-}$ . Both  $V_{OUT+}$  and  $V_{OUT-}$  range from 0.1 V to 2.4 V. The difference,  $V_{DIFF}$ , is the difference between  $V_{OUT+}$  and  $V_{OUT-}$ . This makes the differential output voltage range 2.3 V.




Figure 39. Schematic for a Single-Ended Input to Differential Output Conversion

### 8.2.1 Design Requirements

The design requirements are as follows:

Supply voltage: 2.7 V
Reference voltage: 2.5 V
Input: 0.1 V to 2.4 V
Output differential: ±2.3 V

Output common-mode voltage: 1.25 V

Small-signal bandwidth: 1 MHz

## 8.2.2 Detailed Design Procedure

The circuit in Figure 39 takes a single-ended input signal,  $V_{IN}$ , and generates two output signals,  $V_{OUT+}$  and  $V_{OUT-}$  using two amplifiers and a reference voltage,  $V_{REF}$ .  $V_{OUT+}$  is the output of the first amplifier and is a buffered version of the input signal,  $V_{IN}$  (as shown in Equation 1).  $V_{OUT-}$  is the output of the second amplifier which uses  $V_{REF}$  to add an offset voltage to  $V_{IN}$  and feedback to add inverting gain. The transfer function for  $V_{OUT-}$  is given in Equation 2.

$$V_{OUT+} = V_{IN} \tag{1}$$

$$V_{OUT-} = V_{REF} \times \left(\frac{R_4}{R_3 + R_4}\right) \times \left(1 + \frac{R_2}{R_1}\right) - V_{IN} \times \frac{R_2}{R_1}$$
(2)



## **Typical Application (continued)**

The differential output signal,  $V_{DIFF}$ , is the difference between the two single-ended output signals,  $V_{OUT+}$  and  $V_{OUT-}$ . Equation 3 shows the transfer function for  $V_{DIFF}$ . By applying the conditions that  $R_1 = R_2$  and  $R_3 = R_4$ , the transfer function is simplified into Equation 6. Using this configuration, the maximum input signal is equal to the reference voltage and the maximum output of each amplifier is equal to  $V_{REF}$ . The differential output range is 2 x  $V_{REF}$ . Furthermore, the common-mode voltage is one half of  $V_{REF}$  (see Equation 7).

$$V_{DIFF} = V_{OUT-} - V_{OUT-} = V_{IN} \times \left(1 + \frac{R_2}{R_1}\right) - V_{REF} \times \left(\frac{R_4}{R_3 + R_4}\right) \times \left(1 + \frac{R_2}{R_1}\right)$$
(3)

$$V_{OUT+} = V_{IN} \tag{4}$$

$$V_{OUT-} = V_{REF} - V_{IN}$$
 (5)

$$V_{DIFF} = 2 \times V_{IN} - V_{REF} \tag{6}$$

$$V_{CM} = \left(\frac{V_{OUT+} + V_{OUT-}}{2}\right) = \frac{1}{2}V_{REF}$$
(7)


#### 8.2.2.1 Amplifier Selection

Linearity over the input range is key for good dc accuracy. The common-mode input range and output swing limitations determine the linearity. In general, an amplifier with rail-to-rail input and output swing is required. Bandwidth is a key concern for this design, so the OPA2314-Q1 device is selected because its bandwidth is greater than the target of 1 MHz. The bandwidth and power ratio makes this device power efficient and the low offset and drift ensure good accuracy for moderate precision applications.

#### 8.2.2.2 Passive Component Selection

Because the transfer function of Vout– is heavily reliant on resistors ( $R_1$ ,  $R_2$ ,  $R_3$ , and  $R_4$ ), use resistors with low tolerances to maximize performance and minimize error. This design uses resistors with resistance values of 49.9 k $\Omega$  and tolerances of 0.1%. However, if the noise of the system is a key parameter, smaller resistance values (6 k $\Omega$  or lower) can be selected to keep the overall system noise low. This ensures that the noise from the resistors is lower than the amplifier noise.

#### 8.2.3 Application Curves







Figure 41.  $V_{OUT-}$  vs Input Voltage

## Typical Application (continued)



# **Power Supply Recommendations**

The OPA2314-Q1 device is specified for operation from 1.8 V to 5.5 V (±0.9 V to ±2.75 V); many specifications apply from -40°C to 125°C. The Typical Characteristics presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

#### **CAUTION**

Supply voltages larger than 7 V can permanently damage the device (see the Absolute Maximum Ratings ).

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, refer to the Layout Guidelines section.




## 10 Layout

#### 10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the
  operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing lowimpedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most
  effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to
  ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to
  physically separate digital and analog grounds, paying attention to the flow of the ground current. For
  more detailed information, refer to Circuit Board Layout Techniques, SLOA089.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in Figure 43.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

## 10.2 Layout Example






Figure 43. Operational Amplifier Board Layout for Noninverting Configuration



## 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Device Nomenclature

#### 11.1.1.1 DFN Package

The OPA2314 (dual version) uses the DFN style package (also known as SON); this package is a QFN with contacts on only two sides of the package bottom. This leadless package maximizes printed circuit board (PCB) space and offers enhanced thermal and electrical characteristics through an exposed pad. One of the primary advantages of the DFN package is its low, 0.9-mm height. DFN packages are physically small, have a smaller routing area, improved thermal performance, reduced electrical parasitics, and use a pinout scheme that is consistent with other commonly-used packages, such as SO and MSOP. Additionally, the absence of external leads eliminates bent-lead issues.

The DFN package can easily be mounted using standard PCB assembly techniques. See Application Note, *QFN/SON PCB Attachment* (SLUA271) and Application Report, *Quad Flatpack No-Lead Logic Packages* (SCBA017), both available for download from www.ti.com.

#### NOTE

The exposed leadframe die pad on the bottom of the DFN package should be connected to the most negative potential (V–).

#### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 2. Related Links** 

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
OPA314	Click here	Click here	Click here	Click here	Click here
OPA2314	Click here	Click here	Click here	Click here	Click here
OPA4314	Click here	Click here	Click here	Click here	Click here

### 11.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

www.ti.com

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





27-Jul-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2314AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2314	Samples
OPA2314AIDGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	OCPQ	Samples
OPA2314AIDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	OCPQ	Samples
OPA2314AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2314	Samples
OPA2314AIDRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QXY	Samples
OPA2314AIDRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QXY	Samples
OPA314AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAZ	Samples
OPA314AIDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	RAZ	Samples
OPA314AIDCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SAA	Samples
OPA314AIDCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	SAA	Samples
OPA4314AIPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4314	Samples
OPA4314AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4314	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".





27-Jul-2018

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF OPA2314, OPA314, OPA4314:

Automotive: OPA2314-Q1, OPA314-Q1, OPA4314-Q1

■ Enhanced Product: OPA2314-EP

#### NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 15-Aug-2018

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2314AIDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2314AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2314AIDRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA2314AIDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA314AIDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
OPA314AIDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA314AIDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
OPA4314AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 15-Aug-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2314AIDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2314AIDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA2314AIDRBR	SON	DRB	8	3000	367.0	367.0	35.0
OPA2314AIDRBT	SON	DRB	8	250	210.0	185.0	35.0
OPA314AIDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA314AIDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA314AIDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
OPA4314AIPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE TRANSISTOR




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

## DGK (S-PDSO-G8)

### PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



## DGK (S-PDSO-G8)

### PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DCK (R-PDSO-G5)

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated